Introduction
It is rapidly becoming obvious that with the current trends in technology, i n terconnect delays are becoming an increasingly dominant factor in determining circuit speed. Until recently, i n terconnect resistance was often insigni cant, while its capacitance was not, and hence optimal interconnect design frequently involved ensuring that all wire sizes were minimal. However, with advancement in technology, reduction in circuit geometries, increases in circuit speeds, and the advent of MCM's, the wire sizing problem for interconnect optimization has become signi cant.
The problem of wire sizing has not received very much attention until recently. Cong et al. presented some work in the area in 1, 2 . The approach in 1 used a delay model based on an upper bound 3 on the Elmore delay, and minimized the delay of the interconnect under minimum and maximum wire width constraints. This was extended in 2 , where the Elmore delay w as directly used to perform the timing optimization. The form of the Elmore delay model in this work makes the assumption that the critical leaf nodes of the interconnect tree are provided by the user this information may, h o wever, not be easily available in all design situations. A weighted sum of the Elmore delays to these leaf nodes is then minimized, where the weights are apparently user-de ned.
In this work, we rst use a form of the Elmore delay that does not require the critical leaf nodes to be speci ed. Like 1, 2 , this work assumes that the interconnect network to be optimized is a tree structure. The objective here is to minimize the maximum of all Elmore delays at leaf nodes of the interconnect tree. Under this model, the separability property of the models in 1, 2 does not hold, and hence those algorithms will not provide the solution to this problem. Under this di erent delay model, we rst prove some properties of the wire sizing problem, and then show a counterexample to show the invalidity of separability.
The contributions of this work are as follows. Firstly, this work presents, for the rst time, a methodology for wire sizing under delay constraints that subsumes the case of sizing for minimum delay that has been studied before. Secondly, a smooth area-delay trade-o is shown, and it is experimentally proved that achieving the minimum delay is not a good engineering solution; rather, a delay goal of 10-15 above the minimum is a better engineering goal. Thirdly, this work uses the Elmore delay model where a distinct delay expression is used for the delay to each leafnode. The algorithms that are used are shown to give good results by comparing the solutions with lower bounds on the exact solutions.
The problem is formulated and its properties studied in Section 2. Two meaningful statements of the wire sizing problem are presented in Section 3. One statement minimizes the overall delay of the tree, while the other minimizes the wiring area under delay constraints at leaf nodes of the tree. Two e cient continuous optimization algorithms are presented in Section 4, of which one is a heuristic, and the other solves the underlying continuous optimization problem exactly. In Section 5, a mapping heuristic that transforms the continuous solution to the desired discrete solution is described. Finally, w e present experimental results in Section 6, and conclude the paper in Section 7.
2 Formulation of the Problem
Modeling Interconnect and Interconnect Delay
This work models a wire as a succession of RC segments, shown in Figure 1 , connected in series. The resistance, R i , and capacitance, C i , of the i 1 where w i and l i are, respectively, the width and length of the i th segment. Under the above model, any i n terconnect tree can be modeled using an equivalent R C tree.
In this work, we will use the words width and size interchangeably.
De nition 1: A node j is a descendant of node i in a tree T if the path from the root node of T to j contains node i. The node i is called an ancestor of node j. Similarly, wire S p is an ancestor descendant of wire S q if the path from the root node to S q S p contains wire S p S q . The delay T d;i of an RC tree is given by the well-known Elmore delay formula 3 . If P i is the unique path from the root of the RC tree to node i, and descj represents all nodes that are descendants of node j in the tree, then according to this formula, the delay t o n o d e i is given by
In an actual circuit, the root node is connected to a driver with equivalent resistance R d , as shown in Figure 2 . Moreover, in addition to wire capacitances, there may be several loading capacitances along the length of the wire. The Elmore delay t o a n y node of the corresponding RC tree may easily be calculated using Eq. 2.
We take the Elmore delay of a tree as the maximum of the Elmore delays to any leaf node. An advantage of this de nition is that the delay v alue for the tree is a physical quantity that a circuit designer can relate to immediately. Moreover, as will be shown later, this provides a natural extension into the problem of wire sizing under delay constraints. Note that our de nition of the Elmore delay of a tree di ers from the model in 2 , where the user is required to identify the critical leaf nodes we require no such user input, and a weighted sum of the Elmore delays to these leaf nodes is minimized.
The problem of minimizing the delay o f a n i n terconnect tree is a multiple objective optimization, since one must consider the delay a t e v ery leafnode as an objective. For such a problem, one is interested in nding Pareto critical points 4 , which are the rough equivalent of minima in multicriterion optimization. As shown in 4 , a w eighted sums method such as that used in 2 cannot be used to characterize all Pareto critical points. The objective function that we consider for minimizing the tree delay is the maximum delay to a leafnode; this is a case of a minmax problem with all weights set to 1. Therefore, this can easily be extended to the general minmax problem with weights that can, unlike w eighted sums, be used to characterize all Pareto points 4 .
Properties of the General Wire Sizing Problem
We begin by proving a few results on the optimal wire sizes. Some of these results have been proved in 1, 2 for their delay model. We show here that some but not all of those results are also valid under the Elmore delay model that we h a ve used. At this point, we make minimal assumptions, so that Theorem 1 below is true for any reasonable de nition of optimality.
De nition 2 A wire width assignment f for a tree T is a n-tuple of numbers w 1 ; ; w n , where n is the number of wires in the interconnect tree, and w i is the width of wire i.
Note that the de nition of an optimal assignment here is open to interpretation under any formulation that uses the Elmore delay model, and that we h a ve not restricted ourselves to a strict de nition of optimality at this point. However, under any reasonable de nition of optimality, De nition 5 must hold. The result in Theorem 1 below is, therefore, similar to, but more general than the analogous results presented in 1, 2 due to the more general de nition of optimality that we use. It is speci cally targeted to wire segments of equal length. Related statements for the case of wire segments of unequal length are made in Section 3. We n o w present three possible cases. In the rst two, we show that an assignment f in which all wires have the same width as in f , except that the w q is set to w p , has a smaller delay than f . Note that if so, then f dominates f, and by De nition 5, f must be suboptimal. The above change alters only the resistance of branch e q , and the capacitance at node v q2 in the RC network. In the third case, we present an argument that leads to a contradiction.
Let P q2 be the unique path from the root of the tree to v q2 . F or any leaf node i of the tree, with path P i from the root, we h a ve three possibilities: Case 1. Figure 3a If P i P q2 = ;, the change does not a ect the Elmore delay t o n o d e i.
Therefore, we h a ve shown the existence of a wire assignment, f, with the same delay t o node i as f , that is dominated by f . Hence, f is suboptimal with respect to the delays to all such nodes i. Case 2. Figure 3b and Therefore, in all cases, we h a ve shown that the nonmonotonic assignment f is a suboptimal solution.
2
Although the above result has been proved for the single layer metal case, an analogous result may also be proved for multilevel interconnect, using the same proof technique.
Theorem 2 Let i be a leafnode, and let P i be the path from the root node to i. Then the delay from the root to node i cannot be decreased by increasing any wire size that does not lie on P i .
Proof The size of any wire that does not lie on P i may either a never appear in the Elmore delay expression for node i, in which case it does not a ect the delay t o i, o r b appear in the Elmore delay expression to i as a capacitive load, in which case increasing its size would cause the Elmore delay t o i to increase.
2.3 Limitations of Monotonicity
The result in Theorem 1, and the work in 1, 2 implicitly assume that the maximum allowable size for each wire is the same. This may not be so in all situations. For example, in congested routing regions, one may prefer to limit the maximum wire size, and hence monotonicity fails. However, the monotonicity property is not critical to the correctness of the work presented here. As will be shown in Section 3.3, monotonicity holds for the continuous sizing problem even under nonuniform wire lengths when the objective is to minimize the delay. Under delay constraints and nonuniform wire lengths, however, monotonicity does not hold, as can be shown through counterexamples.
Does Separability Hold for this Delay Model?
De nition 6 1 : A single-stem subtree a t a n o d e N is de ned as a subtree rooted at N, with exactly one edge, called the stem, incident o n N. Figure 4 illustrates this de nition pictorially.
Under the delay models used in 1, 2 , it is shown that the width of each wire depends only on the widths of its ancestors and descendants. As a result, if T SS1 ; T SS2 T SSk are the single-stem subtrees rooted at node N, it has been proven under their delay models that the optimal wire width assignments for T SSi can be determined independently of T SSj ; j= 1 k;j 6 = i. This has been referred to as separability. By using this property, for a tree with n wires and r possible wire widths, algorithms of worst-case complexity On r,1 h a ve been proposed.
Under our delay model, however, we can show that separability does not hold; this is shown by the following counterexample. As a result, the algorithms in 1, 2 cannot be applied to solve this problem.
Example: Consider the simple example shown in Figure 5 . Assume, for simplicity, the following:
Each branch resistance is related to the branch width by the relation, R i 1=w i .
Each branch capacitance is related to the branch width by the relation, C i w i .
The capacitive load at each branch is as shown in the gure.
The maximum allowable wire size is 15 units.
The driver has a resistance of 1 unit.
The delays to the two leaf nodes are given by the expressions:
where K corresponds to a proportionality constant. By enumeration, it was found that the minimum delay to leaf node 1 occurs when x 1 = 1 0 ; x 2 = 1 ; x 3 = 7, the minimum delay to leaf node 2 corresponds to the situation where x 1 = 1 0 ; x 2 = 6 ; x 3 = 1, while the maximum of the two delays was minimized at x 1 = 1 0 ; x 2 = 4 ; x 3 = 5, which shows that the single-stem subtrees cannot be optimized independently of each other.
An alternative view is as follows: if we apply separability and set the width x 1 and compute widths x 2 and x 3 independently, and repeat this procedure for all allowable values of x 1 , it is found that the obtained solution is x 1 = 1 0 ; x 2 = 6 ; x 3 = 7, which is not the optimum solution.
The reason for this is easy to see. The delay to node 2 depends on the widths x 1 and x 2 , which act as both resistors and capacitors and the width x 3 , which acts as a capacitive load. The optimal delay to node 2 implies that x 3 must be minimal; however, this could cause the delay t o node 1 to be too large. At the optimum, there is a balance" between the resistance of x 3 that causes a small delay to node 1, and the capacitance of x 3 that causes a small delay t o n o d e 2 a s well. Thus, the sizing along the path from the root to node 2 is dependent on the sizes of branches that are o this path, and hence separability does not work. In the remainder of this work, we will address the two problems above.
For Problem P1, clearly, b y Theorem 1, any nonmonotonic solution is suboptimal. The same property also holds for the Problem P2, since by Theorem 1, corresponding to any nonmonotonic feasible solution, there exists a monotonic feasible solution with a smaller objective function value.
Properties of the Continuous Wire Sizing Problem
De nition 7: The continuous wire sizing problem is the problem of nding optimal wire widths to solve the wire sizing problem, such that wire widths may take o n a n y real value. This is in contrast to the discrete wire sizing problem where the wire widths are constrained to be integers.
Property 1 : The delay along any path of an RC t r ee i s a p osynomial 5 function of the sizes of wires in the tree.
Property 2 : The continuous wire sizing problems P1 and P2, stated i n S e ction 3.1, are unimodal, i.e., any local minimum of these optimization problems is a global minimum.
To observe this, note that the simple transformation, w i = e x i ; 7 transforms any posynomial function of the w i 's to a convex function of the x i 's 5 . Hence, under this transformation, for both problems, the objective function as well as the constraints are convex. As a consequence of the fact that the mapping function is one-to-one, it is easy to see that the optimization problems P1 and P2 are unimodal.
It may b e w orthwhile to caution the reader here that it is only the continuous wire sizing problem that is unimodal; the discrete wire sizing problem is combinatorial, and no such statements can be made about it. However, a solution to the continuous wire sizing problem gives a lower bound on the solution to the discrete problem.
Monotonicity and Nonuniform Wire Segment Lengths
The following is an extension of Theorem 1 for wire segments of nonuniform length; however it is not a generalization of Theorem 1 in two respects: rstly, w e h a ve only been able to prove its applicability to the continuous wire sizing problem, and secondly, this result is not valid for the problem of minimizing area under a delay constraint.
Although the proof is not applicable to the discrete wire sizing problem, based on our experience on the relation between the continuous and discrete wire sizing problems, we believe that a wire sizing solution restricted to monotonic solutions only would give close to optimal, if not optimal solutions. Theorem 3: F or the continuous sizing problem, any nonmonotonic wire width assignment f is suboptimal.
Proof The proof proceeds as in the proof of Theorem 1. Cases 1 and 2 are dealt with in a similar manner. The treatment for Case 3 is di erent, and is dealt with here. Unless speci cally mentioned, all of the terminology is the same as that in Theorem 1.
Let the resistance and capacitance, respectively, of a wire of length l and width w be given by l w and l w, where and are technology-dependent constants.
Referring back to Figure 3d, Therefore, the assumption of nonmonotonicity at the minimum is incorrect.
4 Solving the Continuous Wire Sizing Problem
We n o w present t wo alternatives to solving the continuous wire sizing problem. The rst method is a sensitivity-based heuristic that has quick runtimes, but is not guaranteed to be optimal. However, as will be seen from our experimental results the quality of the solution is reasonably good. The second method is a convex optimization technique that nds the exact solution to the continuous optimization problem, at the expense of larger runtimes.
A Sensitivity-based Algorithm for Wire Sizing
Since the enumerative solution to the wire sizing problem with n wires and r permissible sizes is of complexity Or n , we propose an e cient heuristic for solving the problem.
The heuristic presented here is e cient and sensitivity-based; such heuristics have been used successfully in nding solutions to posynomial programming problems, for example, in the transistor sizing algorithm, TILOS 7 . The heuristic rst nds a solution to the continuous wire sizing problem, and then nds the discrete solution by using a sensitivity-based mapping algorithm to round o wire sizes to the next higher or lower integer. As shown in Section 6, this causes an insigni cant degradation in the quality of the solution.
Rather than using a heuristic to solve the continuous problem, one could use an exact optimization algorithm, such as the convex programming algorithm used in 8 , the method of Lagrange multipliers, etc. However, since the number of variables, which equals the numb e r o f R C sections in the wire, may b e v ery large, the employment o f a n y such algorithm would be computationally expensive.
The pseudo-code representing the algorithm WIMIN is shown below: where Delay is the delay from the root node to the current leaf node, and F is a number just larger than 1. Although the exact sensitivity of the delay function could have been computed here, since we will be taking steps of discrete sizes, it is more bene cial to compute the sensitivity as a nite di erence. By Theorem 2, the delay of the current leafnode can only be decreased by increasing the sizes of wires that lie on the path between the root node and that leafnode, i.e., the sensitivities of all other wires is positive. The sensitivity of each such wire is identi ed, and the size of the single wire with the minimum negative sensitivity i.e., the negative sensitivity that has the largest magnitude is bumped up by m ultiplying it by the same constant factor, F 1, as in Equation
12 typical values of F are 1.2 or 1.5. This ensures that the delay to the current leafnode is reduced in every iteration.
Note that when the monotonicity property holds, it is unnecessary to compute the sensitivity for any wire for which the bumping operation violates monotonicity.
The process continues until no wire has a negative sensitivity, which gives the solution to the unconstrained Problem P1, o r u n til the delay speci cations at all leaf nodes are met, which provides the solution to the constrained Problem P2. This is the stopping criterion alluded to in the pseudo-code.
A F ormal Convex Optimization Algorithm for Wire Sizing
As mentioned in Section 3.2, the transformation in Equation 7 maps the continuous wire sizing problem onto an equivalent convex optimization problem. Here, we employ a rigorous mathematical programming algorithm for convex optimization that was proposed in 9 ; implementational details are provided in 10 . The algorithm works in an n-dimensional space, where n is the number of variables. In this paper, we use this approach primarily as a form of validating our sizing heuristic;
as mentioned earlier, the solution to the continuous problem provides a lower bound on the optimal discrete solution.
Initially, a polytope P 2 R n that contains the optimal solution, x opt , i s c hosen. The objective of the algorithm is to start with a large polytope, and in each iteration, to shrink its volume while keeping the optimal solution, x opt , within the polytope, until the polytope becomes su ciently small. The initial polytope P may, for example, be selected to be an n-dimensional box described by the set fx j log e w i;min x i log e w i;max g 13 where w i;min and w i;max are the minimum and maximum wire sizes, respectively, of the i th wire.
The algorithm proceeds iteratively as follows.
Step 1 A center x c deep in the interior of the current polytope P is found.
Step 2 An oracle is invoked to determine whether or not the center x c lies within the feasible region F. This may be done by v erifying that all of the constraints of the optimization problem are met at the point x c .
The oracle, i.e., the feasibility c heck, may be performed by rst applying Theorem 1 to check for monotonicity when it holds; a nonmonotonic wire assignment is automatically infeasible. If the wire assignment is monotonic, then a full delay calculation must be carried out to check whether the wire assignment satis es the delay constraints. Note that for the unconstrained problem, any assignment of wire sizes lies in the feasible region.
If the point x c lies outside F, it is possible to nd a separating hyperplane passing through 16
The separating hyperplane above corresponds to the tangent plane to the violated constraint.
If the point x c lies within the feasible region F, then there exists a hyperplane 14 that divides the polytope into two parts such that x opt is contained in one of them, with c = , rfx T 17 being the negative of the gradient of the objective function, and being de ned by 16 once again.
Step 3 In either case, the constraint 14 is added to the current polytope to give a new polytope that has roughly half the original volume.
Step 4 The process is repeated until the polytope is su ciently small. is selected. L is now marked as processed" and the algorithm proceeds iteratively with the unprocessed leafnode that has the largest delay. Note that in the mapping phase, once a wire has been processed, its size remains unchanged, and that each wire is considered only once.
6 Experimental Results
Results on Several Examples
The heuristic algorithm and the convex programming algorithm are implemented as C programs named WIMIN WIre-size MINimizer and COSI Convex Optimization for Sizing Interconnect, respectively, on a DECstation 5000 133. Both WIMIN and COSI were run on twelve test networks, which are described in Table 1 . The technology parameters used are those used in advanced MCM designs 1, 2 , and are described in Table 2 .
The results of COSI are not separately shown, since there was virtually no noticeable di erence between the quality of the results of the two algorithms. The CPU times for COSI were of the order of 15s for problems Intct1-Intct5, 1 minute for problems Intct6-Intct9, and 3 minutes for problems Intct10-Intct12. Hence, unless otherwise speci ed, the results presented here correspond Intct1  1000  100  17  Intct2  1000  100  13  Intct3  1000  100  16  Intct4  1000  100  20  Intct5  1000  100  4  Intct6  200  500  16  Intct7  200  500  16  Intct8  200  500  16  Intct9  100  1000  9  Intct10  100  1000  16  Intct11  100  1000  16  Intct12  100  1000  16 Experimental results for Problem P1, in which the wire sizes that correspond to the minimum interconnect delay are presented for each of the test circuits, are shown in Table 3 . For WIMIN, the value of the multiplicative factor, F , is set to 1.2. In our implementation, an additive factor was tried instead of a multiplicative factor; however, this was found to give poorer results. This may be attributed to the fact that wires near the source need to be sized more than those near the leaf nodes, and the general pro le of the correctly sized wires resembles a geometric progression, rather than an arithmetic progression. For each circuit, we show the cost and delay of the unsized circuit, i.e., the circuit in which all wires have unit width. As mentioned earlier, the cost is taken as the sum of wire sizes. The next two three-column sets show the cost, RC delay, and the execution time for the optimization, when the maximum allowable wire size is 2 and 6, respectively. Note that the computation time of the algorithm is very reasonable. With some increase in wire sizes, it can be seen that the interconnect delay can be improved signi cantly.
The bulk of the CPU time is incurred by the continuous optimization problem, and only a small fraction under 10 is attributable to the mapping phase. The run times are reasonable even for large circuits.
In the last two columns of Table 3 , for the case when the maximum allowable wire size is 6, the delay constraint is relaxed to 15 over the minimum delay, and problem P2 is solved. We apply a uniform timing constraint on each leaf node of the tree. Note that the nature of the algorithm is such that there may be di erent delay speci cations at each of the leaf nodes for Problem P2,
and not a uniform speci cation. For no reason in particular, however, we restrict ourselves to a uniform timing constraint for all leaf nodes in this section. It must be stressed, however, that the algorithm is general enough to handle nonuniform timing constraints too. The corresponding cost and run times are shown. The gures in brackets under the Cost" column represent the cost reduction compared to the minimum delay case. Improvements of as much as 46 are seen. Due to the paucity of routing resources on a chip, this area improvement i s v ery signi cant.
Next, we present results on Problem P2, i.e., on minimizing interconnect delay under timing constraints, graphically on three speci c circuits in Figure 6 . This picture serves to illustrate the area-delay tradeo made during wire sizing. As before, the value of the factor F is set to 1.2.
The results plotted in Figure 6 show the true utility of using the problem formulation P2.
It is observed that the interconnect area overhead required to achieve the minimum possible delay is extremely high, for the last fraction of delay reduction. While some of this is attributable to suboptimality of the sensitivity-based algorithm, the same characteristics were found to hold when the factor F was very close to 1, when the solution is close to optimal. This explains why, i n T able 3, substantial improvements in the cost functions are achieved when the constraints are relaxed by a small amount.
The graphs in Figure 6 show a comparison between the discrete solution provided by WIMIN and the continuous solution provided by COSI. Note that COSI's continuous solution is the exact solution to the continuous optimization problem, and is a lower bound for the optimal discrete solution the slight discrepancies where the COSI solution is apparently more costly than the WIMIN solution in some cases are insigni cant and are caused by the convergence criterion for COSI. As can be seen from the Figure, the solution provided by WIMIN is nearly optimal. In fact, it is worth noting here that the continuous solution may not be achievable if one is restricted to discrete sizes, and hence the solution from WIMIN may w ell be the optimal solution.
A comment about the accuracy of this optimization is in order. The continuous sizing solution is, by the construction of the algorithm, less than the speci cation. However, the discrete solution delay is not always so, and may provide a solution that has slightly larger delay than the speci cation. This is not critical, since the Elmore delay model is known to be accurate only up to 10 or 20 , whereas the discrepancy between the discrete solution delay and the speci cation is less, and some is attributable to discretization noise.
Comparison with the Results of the Approach in 2
A comparison of this approach with the method in 2 i s s h o wn in Figure 7 . The algorithm is applied here to a line of length 100 mm, divided into twenty segments. An dynamic programming procedure was carried out on the sizes of the twenty segments for maximum wire segment widths of 1,2,3,4,5 and 6 m, respectively 1 , to nd the wire assignment that gives the minimum delay.
These points are plotted on the dotted line in Figure 7a . The lower darkened line corresponds to the area delay tradeo generated by our approach using a maximum wire segment width of 6 m.
Although the curves seem to be close to each other in Figure 7a , the true story is told in Figure 7b . Several observations can be made about the comparison:
1. The approach in 2 gives one point for every maximum width. This number of points is substantially less than the number achievable using our approach, and our approach gives a m uch smoother area-delay tradeo curve with many allowable selections on the curve.
Notably, the number of points in the atter area of the curve where the solutions make good engineering sense unlike those in the steep part is signi cantly smaller for 2 . This is signi cant since the points for 2 are distant from each other in this region.
2. The area savings using our approach, shown in Figure 7b , is signi cantly large in all cases in the region of interest.
3. The cost bene t ratio increases rapidly as one moves towards lower delays, and hence it is the part of the curve to the right of Delay = 2.3ns that corresponds to viable and sensible solutions that a designer would use. Note that the solutions to the left are probably even more expensive than the cost function re ects. Our cost function takes the area as the sum of the wire segment areas; however, large disparities in wire segment sizes makes routing more di cult, and this is not re ected in the cost.
To v erify the accuracy of our approach, we tried to achieve the minimum delay using our approach, for di erent v alues of the maximum wire width. Since our method continues to reduce the delay as long as possible, and discontinues its e orts when no further delay reduction is possible, this may b e a c hieved by setting the delay target to zero. It was seen that in every case, varying the maximum width from 1m t o 6 m, the solution given by our approach w as either exactly the same, or insigni cantly di erent from the enumerated solution.
Concluding Remarks
A new algorithm for interconnect sizing has been described in this paper. The contributions of this work are as follows:
Wire sizing is performed under a delay model that does not require the user to specify the critical leaf nodes, and that will work even in the general case when the monotonicity property does not hold.
The problem of obtaining the optimal wire sizes under delay constraints is addressed for the rst time. Previous work in the literature has only addressed the problem of wire delay minimization. A smooth area-delay tradeo in the sizing operation is shown.
It is shown experimentally that achieving the absolute minimum delay for a net involves a wasteful use of resources; instead, a delay target of even 15 over the minimum delay provides a good engineering solution with a substantial reduction in the net delay with only a small area overhead.
Although we h a ve presented our results on the single level interconnect case, the sizing algorithm is trivially extendable to the multilevel case; the proportionality constants for the resistances and capacitances will change in the multilevel interconnect case, but the posynomial nature of the functions will be maintained.
The algorithm is also easily extendable to sizing buses, where the problem can be stated as minimizing the wire area, subject to bidirectional constraints between the leafnodes of a routing net. The convex programming properties continue to hold, and the same solution method can be extended.
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